Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Hire Verilog / VHDL Designers

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    28 jobs found, pricing in AUD
    create HDL file -- 3 6 days left
    VERIFIED

    Produce an implementation, in HDL, of the described Feistel encryption scheme. The chip should have the following preamble.

    $31 (Avg Bid)
    $31 Avg Bid
    4 bids

    Hardware systems and control. I need someone to help me look at a paper in order to complete a project.

    $181 (Avg Bid)
    $181 Avg Bid
    1 bids

    Hardware control and system (VHDL).I will share more details in chat.

    $68 (Avg Bid)
    $68 Avg Bid
    4 bids

    Clock Domain Crossing (CDC) in VLSI

    $110 (Avg Bid)
    $110 Avg Bid
    3 bids
    I need FSM diagram in 4 hours 5 days left
    VERIFIED

    I need FSM diagram for this problem Problem Description: you required to develop an elevator controller. The problem is limited to designing the internal buttons of an elevator and it is described below. 1. The number of served floors is at least six floors. 2. When the desired floor is selected, the elevator should move to this floor. This is indicated by the direction, and the floor number di...

    $32 (Avg Bid)
    $32 Avg Bid
    5 bids

    Need an expert in assembly and CPU on FPGA

    $99 (Avg Bid)
    $99 Avg Bid
    3 bids

    we want a efficient 8-point fft verilog code which can be synthesized and connected to AXI-4 bus which can act as an hardware accelerator to the existing risc-v.

    $145 (Avg Bid)
    $145 Avg Bid
    1 bids

    Implement the mirror adder shown in Figure 1 in 18-nm FinFET GPDK. Make sure to properly size the FinFETs. a. Simulate the mirror adder to determine delays from inputs to the sum and carry out. b. Characterize power dissipation for the fastest data rate this adder can handle. 2) Using the adder implemented in part (1) implement a 16-bit carry-ripple adder. Simulate your 16-bit carry-ripple adder a...

    $196 (Avg Bid)
    $196 Avg Bid
    3 bids

    I need Mealy FSM state diagram for 10$-15$ Problem uploaded

    $23 (Avg Bid)
    $23 Avg Bid
    5 bids
    I need FSM diagram urgent 4 days left
    VERIFIED

    I need FSM diagram for given problem urgent

    $74 (Avg Bid)
    $74 Avg Bid
    5 bids

    Image processing on FPGA using [login to view URL] a image and do threshold operation like this

    $87 (Avg Bid)
    $87 Avg Bid
    3 bids

    I need Digital logic design tutor

    $30 (Avg Bid)
    $30 Avg Bid
    16 bids
    VHDL Expert 3 days left
    VERIFIED

    VHDL Expert VHDL Expert VHDL Expert

    $24 (Avg Bid)
    $24 Avg Bid
    4 bids

    SECURED PORTABLE ECG MONITOR FOR HIGH SENSITIVE PATIENT DATA PROTECTION USING AES ALGORITHM I need an AES encryption and decryption in C . Then I need to apply in FPGA to encrypt and decrypt an ECG signal data The input data will be an ECG signal ya Advanced Encryption Standard coding in C programming

    $264 (Avg Bid)
    $264 Avg Bid
    3 bids
    HDL Programmer Needed 3 days left
    VERIFIED

    HDL Programmer Needed soon......

    $31 (Avg Bid)
    $31 Avg Bid
    4 bids

    I have a module I need to add uncertanity to it to see its output

    $54 (Avg Bid)
    $54 Avg Bid
    5 bids

    I need a working code in Verilog that is able to successfully simulate, synthesize and generate bitstream on Xilinx Vivado for FPGA. The code should be able to implement a Convolutional Neural Network and take as input weights and biases from a pretrained model in Python and then use them to identify the 28x28 pixel test image from a MNIST database. Whatever digit is identified by the code, releva...

    $374 (Avg Bid)
    $374 Avg Bid
    11 bids

    Hello. I need an Assembly MIPS Expert right now. Will provide details on pv.

    $46 (Avg Bid)
    $46 Avg Bid
    4 bids

    Hi I need engineers who can program in stm32 microcontroller...

    $445 (Avg Bid)
    $445 Avg Bid
    18 bids

    I need help to Create a skip instruction using VHDL. I will discuss more in chat.

    $39 (Avg Bid)
    $39 Avg Bid
    2 bids
    $33 Avg Bid
    7 bids
    vhdl program -- 2 1 day left
    VERIFIED

    • Make the Memory Map for the following configuration • 1 microprocessor 16 bits addresses • 1 Eprom (16 bits) and a RAM (16 bits) • 9 sensors described in the attached tables • 3 actuators described attached Indicate the addresses in Hexadecimal for each object • Make the VHDL code for the selection of objects • Draw the diagram (processor and other circuits)

    $314 (Avg Bid)
    $314 Avg Bid
    8 bids

    Hi! I want to deploy a custom RISC-V processor on FPGA. There are two tasks: 1. Deploy the core to run C codes on it and blink an LED (the core is implemented in Verilog and synthesizable). 2. Boot Linux Kernel (files are ready). I want to deploy the processors on the ZCU102 Zynq MPSoC Board (Zynq UltraScale) FPGA.

    $610 (Avg Bid)
    $610 Avg Bid
    7 bids

    I need someone fix verilog code and run it in nexys 2

    $30 (Avg Bid)
    $30 Avg Bid
    3 bids

    I need someone who can fix verilog code and run it in nexys 2

    $49 (Avg Bid)
    $49 Avg Bid
    4 bids

    I need someone who can fix verilog code and run it in nexys 2

    $23 (Avg Bid)
    $23 Avg Bid
    3 bids
    ASIC Verification Engineers 22 days left
    VERIFIED

    Seeking full-time experienced ASIC Verification Engineers for an ongoing project (12 months+) Essential requirements: Knowledge of at least one industry standard protocol like Ethernet, PCIe, MIPI, USB, AMBA or similar. Ability to update testbench components like reference model/SB, drivers and monitors. Team player with excellent interaction skills. Perl/shell scripting is a good to have. ...

    $19 - $31 / hr
    Sealed NDA
    $19 - $31 / hr
    23 bids

    Este un proiect pentru facultate. Termenul este 17 mai 2021. Cerința detaliată a proiectului este în imagine. Mi-ar trebui documentația care să cuprindă cutia neagră a circuitului, descompunerea în Unitate de control și Unitate de Execuție, o listă cu resursele pe care le voi volosi (ex: generator de numere aleatoare), organigrama, implementare in VHDL și o schema logică pentru că prez...

    $108 (Avg Bid)
    $108 Avg Bid
    1 bids