Find Jobs
Hire Freelancers

Fpga project

$10-30 USD

Completed
Posted almost 2 years ago

$10-30 USD

Paid on delivery
1. "idle" state: It is the state when the machine is doing nothing and is idle. In "idle" state, if power button is "on" then the state transition takes place from state "idle" to state "a" and the output is low. If power button is "off ", then the state remains in "idle". 2. "a" state: In state "a", if fill_water is 1(that is if the water gets filled) then the state moves to state "b" otherwise it remains in state "a". 3. "b" state: It is the wash state of the machine. In "b" state, if add_det = 1(that is if the detergent is added) then the state moves to state "c" otherwise remain at state "b". 4. "c" state: It is the rinse state of the machine. In "c" state, if the water is filled that is if fill_water = 1, then the process gets completed and the state returns back to its idle state and the output is 1. Otherwise it remains in state "c". and in state a it depends on weight for example : 0-2 kilo 3 seconds to fill water 3-5 kilos 5 seconds 6-7 kilos 8 seconds for the weight 3bit for the switches we want it in verilog code and the state diagram and FPGA DEMONSTRATION and testbench code
Project ID: 33723602

About the project

9 proposals
Remote project
Active 2 yrs ago

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs
Awarded to:
User Avatar
$0 USD in 1 day
4.9 (500 reviews)
8.1
8.1
9 freelancers are bidding on average $51 USD for this job
User Avatar
Greetings This is Ahmed. I am a full time freelancer and Electronics Engineer. I can do this FPGA Task for you with high quality. However, some questions are still needed to be answered from your side if we interact. I will wait for your reply to complete your task within a given time. Thanks & Regards Ahmed.
$80 USD in 7 days
4.9 (156 reviews)
6.6
6.6
User Avatar
Hi There, I am a senior PhD Level Expert and Have more than 5 years of experience in electronics and verilog/VHDL coding. Just check my profile and share your details. Time and Budget will be discussed. Thanks
$100 USD in 7 days
4.8 (70 reviews)
5.9
5.9
User Avatar
Hi I am a circuit designer using Verilog/VHDL, I have certain experience in finite state machine for some application interfaces with FPGA. You can check my profile for recent projects in Verilog and FSM. Kindly share your details on chat Thank you
$30 USD in 3 days
5.0 (16 reviews)
3.7
3.7
User Avatar
Greetings, I'm a digital IC designer. I'm experienced in Verilog and System verilog for verification. I'm also good at designing combinational and sequential logic. I've designed lots of RTLs before and I think I can do your job with the highest quality. Sincerely, Tarek
$30 USD in 2 days
5.0 (5 reviews)
3.4
3.4
User Avatar
i am more than capable to do this project also being Arab will help us communicate better , i have done several Embedded system projects but this will be my first FPGA Project thats why i will be cheaper
$10 USD in 7 days
5.0 (5 reviews)
3.2
3.2

About the client

Flag of SAUDI ARABIA
Riyadh, Saudi Arabia
5.0
1
Payment method verified
Member since Dec 3, 2020

Client Verification

Thanks! We’ve emailed you a link to claim your free credit.
Something went wrong while sending your email. Please try again.
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Loading preview
Permission granted for Geolocation.
Your login session has expired and you have been logged out. Please log in again.