Marco S.

Over 10 years of experience in IC design professional. Experienced in digital design process, especially in Verilog module design, testbench preparation and verification. Scripting in shell language, Perl and Python are also my expertise.